

Novena PVT2-A

Power sequencing

| rail name | voltage | dependent blocks | sheet | derived from | sequence | generated by | capacity | notes |
|---------------|---------|---|-------------|--------------|----------|--------------|----------|--|
| RAW_PWR | 7V-17V | 5V master | 05pwr_input | external | 0 | AC adapter | 5A | when using only AC adapter; 12V nominal |
| BATT_PWR | 0V-18V | 5V master | 05pwr_input | external | 0 | AC adapter | 5A - 6A | 3- and 4-cell Li-Ion are preferred configurations |
| P5.0V | 5V | 0.3V master VTT regulator | 05pwr_input | BATT_PWR | 1 | NCP3020B | 7A | |
| P5.0V_DELAYED | 5V | SATA connector USB ports USB hub (master & slave)* USB_DTO_VBUS HDMI 5V Speaker amplifies PWM I/O block (option) ADC 3.3V regulator expansion header | 05pwr_input | P5.0V | 6 | SI4435DY | 7A | delay control is P2.5V_VGEN5 to power unused 3.3V regulator circuit |
| P3.3V | 3.3V | DDR3 SO-DIMM PMIC VIN3 PMIC SW inputs Battery interface voltages MCU Reset | 05pwr_input | P5.0V | 1 | FAN53540UCX | 5A | |
| P3.3V_DELAYED | 3.3V | NVCC_LCD NVCC_GPIO NVCC_SD1, 2 and 3 NVCC_NANDF NVCC_JTAG NVCC_EIM0, 1, and 2 PMIC_VIN2 Boot config straps JTAG internal MicroSD switch external SD card utility EEPROM USB hub (master & slave) SATA connector 100Mb/s ethernet PCIE switch LCD panel digital microphone audio codec switch FPoA I/O FPoA expansion I/O Apoptosis circuit FPoA serial memories accelerometer expansion header UART 3,4 headers via schottky | 05pwr_input | P3.3V | 6 | SI4435DY | 5A | delay control is P2.8V_VGEN6 |
| | | | | | | | | actual voltage closer to 2.8V3.0V |

I2C mappings:

addresses are already shifted left by one to accommodate r/w bit
i.e., address is expressed as the write address

I2C1: 10k pull-up

SMBus functions (optional)
MMA8452 (0x38) (optional)
SO-DIMM identification (0xA0)
FPGA (optional)
SO-DIMM temp sensor (0x30) (optional)
STMPE610 (0x88) (optional)
Gas gauge and charger via SMB (on battery board)
PCF8523 RTC (0xD0)

I2C2: 1.8k pull-up

HDMI DDC (0xA0, 0x74)
expansion header
FPGA (optional)
PMIC (0x10)

I2C3: 2.2k pull-up

LCD EDID (0xA0)
ES8283 (0x22)
FPGA (optional)
Utility EEPROM (0xAC)

U_02cpu_power

U_06cpu_soc

U_10ethernet100

U_14audio

02cpu_power.sch

06cpu_soc.sch

10ethernet100.sch

14audio.sch

U_03cpu_sodimm

U_07sdcard

U_11ethernetGbit

U_15fpga

03cpu_sodimm.sch

07sdcard.sch

11ethernetGbit.sch

15fpga.sch

U_04pwr_pmic

U_08usb

U_12mPCIe

U_16gpio_misc

04pwr_pmic.sch

08usb.sch

12mPCIe.sch

16gpio_misc.sch

U_05pwr_input

U_09sata

U_13hdmi_lcd

U_15hdmi_lcd.sch

P1.8V_SW4 has option to power VTT
Use this option to lower VTT source to 1.0V to save power

changes on table:

P1.8V_VGEN3 micbias gen option
(reprogram to 3.0V before using)

| rail name | voltage | dependent blocks | sheet | derived from | sequence | generated by | capacity | notes |
|-------------------|----------|---|---------------|----------------------|----------|---------------|----------|--|
| VCC_1.2V_SW1AB | 1.35V | VDDARM_IN, VDDARM23_IN | 02cpu_power | P3.3V | 3 | PMIC | 2.5A | starts at 1.375V |
| VDD_SOC_IN_SW1C | 1.225V | VDDSOC_IN | 02cpu_power | P3.3V | 3 | PMIC | 1.75A | starts at 1.375V |
| P3.0V_VDDHIGH_SW2 | 3.0V | VDDHIGH_IN VIN1 of PMIC | 02cpu_power | P3.3V | 4 | PMIC | 2A | virtually unused |
| P1.5V_DDR_SW3 | 1.5V | DDR3 on SoC DDR3 SO-DIMM | | | 5 | PMIC | 2.5A | |
| | | VTT regulator reference | | | | | | |
| P1.8V_SW4 | 1.8V | | 04pwr_pmic | P3.3V | 5 | PMIC | 1A | unused! |
| P1.8V_VGEN1 | 5V | | 04pwr_pmic | P3.3V | soft | PMIC | 0.5A | unused! |
| P1.2V_VGEN1 | 1.2V | | 04pwr_pmic | P3.0V_VDDHIGH_SW2 | soft | PMIC | 0.1A | unused! |
| P1.5V_VGEN2 | 1.5V | PCI-express | 04pwr_pmic | P3.0V_VDDHIGH_SW2 | 4 | PMIC | 0.25A | note PCIE spec is 0.375A |
| P1.8V_VGEN3 | ?? | | 04pwr_pmic | P3.3V_DELAYED | soft | PMIC | 0.1A | 1.8V by BSP, not startup sequenced |
| P1.8V_VGEN4 | 1.8V | | 04pwr_pmic | P3.3V_DELAYED | 5 | PMIC | 0.35A | unused! |
| P2.5V_VGEN5 | 2.5V | Power-on LED P5.0V_DELAYED control RGMII I/O NVCC_ENET NVCC_RGMII NVCC_CS1 | 04pwr_pmic | P3.3V | 5 | PMIC | 0.1A | 1.5mA to LED |
| | | | | | | | | 37 mA to PHY |
| P2.8V_VGEN6 | 2.8V | P3.3V_DELAYED control | 04pwr_pmic | P3.3V | 5 | PMIC | 0.2A | |
| P3.3V_LICELL | 2.5-3.3V | 0.06F supercap | 04pwr_pmic | P3.3V | 1 | PMIC | 0.00006A | ** override 2.5V default to 3.3V |
| P3.0V_STBY | 3.0V | CPU boot pins | 04pwr_pmic | P3.3V & P3.3V_LICELL | 2 | PMIC | 0.0004A | (VSNS) |
| P0.75V_REFDDR | 0.75V | VTT regulator | 03cpu_sodimm | P1.5V_DDR_SW3 | 5 | PMIC | 0.016A | |
| P0.75V_DDR3_VTT | 0.75V | DDR3 SO-DIMM | 03cpu_sodimm | P5.0V | 6 | R790450SP | 1.5A | controlled by P0.75V_DDR3_VTT |
| SDCARD_VDD | 3.3V | microSD card | 07sdcard | P3.3V_DELAYED | soft | FDN304P | 0.2A | controlled by S03_RST |
| EN10_P1.2V | 1.2V | 1Gb/s ethernet | 11thernet100 | EN10_P1.2V | soft | LMR10510YSD | 1A | delay control is P3.3V_DELAYED |
| EN10_P1.2VA | 1.2V | 1Gb/s ethernet | 11thernet100 | EN10_P1.2VA | soft | Ferrite bead | 1A | |
| EN10_3.3VA | 3.3V | 1Gb/s ethernet | 11thernet100 | EN10_3.3VA | 5 | Ferrite bead | | |
| P5.0V_SATA | 5V | SATA connector | 09sata | P5.0V_DELAYED | soft | SI4435DY | 2A | SATA_PWRON manual control |
| EN100_A3.3V | 3.3V | 100Mb/s ethernet | 10ethernet100 | EN100_A3.3V | 6 | Ferrite bead | 0.5A | |
| EN100_01.8V | 1.8V | 100Mb/s ethernet | 10ethernet100 | EN100_01.8V | 6 | AJ38772B | | |
| EN100_A1.8V | 1.8V | 100Mb/s ethernet | 10ethernet100 | EN100_A1.8V | 5 | Ferrite bead | | |
| MPCIE_3.3V | 3.3V | PCI-express | 12mPCIe | P3.3V_DELAYED | soft | FDN304P | 1A | PCIE_PWRON manual control |
| UIM_PWR | 3.3V | UIM | 12mPCIe | P3.3V_DELAYED | soft | FDN304P | 0.1A | UIM_PWRON control; beware conflict with mPCIe sourcing |
| TX_HDMI_5V | 5V | HDMI | 13hdmi_10b | P5.0V_DELAYED | 5 | 50mA fuse | 0.05A | |
| LCD_VCC_SW | 3.3V | LCD panel | 13hdmi_10b | P3.3V_DELAYED | soft | SI4435DY | 2A | LCD_PWR_CTL; note active pulldown during power-off |
| LCD_BL_VDD | 5V | LCD backlight | 13hdmi_10b | BATT_PWR | soft | SI4435DY | 2A | LCD_PWR_CTL for master power cutoff |
| AUD_P3.3V | 3.3V | audio codec | 14audio | P3.3V_DELAYED | soft | FDN304P | 0.5A | AUD_PWRON; note active pulldown during power-off |
| P1.2V | 1.2V | FPoA core | 15fpga | P5.0V_DELAYED | 6 | LMR10510YSD | 1A | always on |
| VANA | 3.3V | ADC | 15fpga | P5.0V_DELAYED | 6 | LP29801MS-3.3 | 0.05A | always on |

| rail name | voltage | dependent blocks | sheet | derived from | sequence | generated by | capacity | notes |
|---------------|---------|------------------|------------|---------------|----------|--------------|----------|-------------------------------|
| P5.0V_WIFI | 5V | USB wifi option | 09usb | P5.0V_DELAYED | 1 | R79706 | 0.5A | USB_PWREN3_N off of main hub |
| P5.0V_USBEXT1 | 5V | external USB | 09usb | P5.0V_DELAYED | 1 | R79711B0B | 1.5A | USB_PWREN1_N off of main hub |
| P5.0V_USBEXT2 | 5V | external USB | 09usb | P5.0V_DELAYED | 1 | R79711B0B | 1.5A | USB_PWREN5_N off of slave hub |
| P5.0V_MOUSE | 5V | mouse | 09usb | P5.0V_DELAYED | 1 | R79706 | 0.5A | USB_PWREN7_N off of slave hub |
| P5.0V_KBD | 5V | keyboard | 09usb | P5.0V_DELAYED | 1 | R79706 | 0.5A | USB_PWREN8_N off of slave hub |
| USB_VID_P5V | 5V | video camera | 13hdmi_10b | P5.0V_DELAYED | soft | R79706 | 0.5A | USB_PWREN0_N off of slave hub |

Copyright 2014 Andrew "bunnie" Huang

Sheet:

File: Oldocmap.sch

Title: Novena PVT2-A


Size: B Date: 22 12 2014


KiCad E.D.A. eeschema (2014-08-05 BZR 5054)-product


Id: 1/16




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0









Copyrights: CC-BY-
6

Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang


Sheet: /U_05pwr_Input/
File: 05pwr_input.sch


Title: 05pern Input PVT2-A


Size: B Date: 22 12 2014
HSC-15-B-1 (2014-15-BEF-EAF-1)


KiCad E.D.A. eeschema (2014-08-05 BZR 5054)-product




7 8


















Wifi plug-in card symbol placeholders



Use ath9k-compatible PCIe card
Suggestions at left are for b/g/n 1x1 low-cost solution
Other options exist for a/b/g/n 2x2, 3x3 MIMO + BT combo
(note BT combo is via mPCIe embedded USB interface)



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Sheet: /U_12mPCIe/
File: 12mPCIe.sch

Title: 12mPCIe PVT2-A

| Size: B | Date: 22 12 2014 | Rev: |
|---|------------------|-----------|
| KiCad E.D.A. eeschema (2014-08-05 BZR 5054)-product | | Id: 12/16 |

