

First International Computer, Inc

Portable Computer Group HW Department

Board name : MotherBoard Schematic

Project : XY680

Version : 0.1

Initial Date : 11. 28 , 2007

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by: AVERY

Drawing by : Jack & Victor

Total confirm by: AVERY

LAN Circuit check by:

Audio Circuit check by:

1. Schematic Page Description :

XY670 Schematic Ver : 0.1

- | | | |
|-------------------------------|------------------------------|---|
| 1. Title | 23. Screw Hole | 45. SP/HP AMP APA2068KAI |
| 2. Schematic Page Description | 24.NB9P-GS PCI-E | 46. Audio CON/MIC/WOFER |
| 3. Block Diagram | 25. NB9P-GS MEM | 47. Cardreader RTS5168 |
| 4. ANNOTATIONS | 26. VRAM DDR3 32MX32 | 48. K/B /GP/DIP/RF-WLAN |
| 5. Timing Diagram | 27. VRAM DDR3 32MX32 | 49. CCD/Bluetooth/MMB/LED |
| 6. Penryn Processor(1/2) | 28. FAA/C Memory Decoupling | 50. PMX |
| 7. Penryn Processor(2/2) | 29.NB9P-GS MISC/XTAL-PLL | 51. POWER BLOCK |
| 8. CPU Thermal | 30. Hybrid Power Switch | 52. ACIN,BATIN,DCIN |
| 9. Cantiga Host(1/6) | 31. NB9P-GS VGA(CRT) | 53. Charge |
| 10. Cantiga DMI/Graphic(2/6) | 32. NB9P-GS LVDS(LCD CNN) | 54. 3/5VDDA/S/M,1.5VDDA |
| 11. Cantiga DDRII(3/6) | 33. NB9P-GS TMDS(HDMI) | 55. DRAM POWER/1.5VDDS/M,0.75VDDS |
| 12. Cantiga Power(4/6) | 34. NB9P-GS MIOA/B/GPIO | 56.1.5VDDM Cantiga VGA power |
| 13. Cantiga Power(5/6) | 35. NB9P-GS Power /GND | 57. VGA Core Power |
| 14. Cantiga GND(6/6) | 36. Hybrid Power diagram | 58. 1.8VDDM,1.2VDDM |
| 15. Clock Generator | 37. NEW CARD (EXPRESS CARD) | 59. CPU Core Power* |
| 16. DDR3 SDRAM SO-DIMM0 | 38. Minicard/WLAN/Robson | 60. Daughter board Audio JACK |
| 17. DDR3 SDRAM SO-DIMM1 | 39. PCIE LAN PHY 82567LF | 61. Daughter board Battery/Power/Wlan LED |
| 18. ICH9M PCI/PCIE/DMI(1/4) | 40.TRANSFORMER | 62. Daughter board PWR/SW |
| 19. ICH9M CPU/IDE/SATA(2/4) | 41. E-SATA/MB_USB/EXT_USB_TV | 63. Daughter board Mini-TV/USB port |
| 20. ICH9M GPIO(3/4) | 42. SATA HDD/ODD CON | 64. Daughter board external ODD for 18" |
| 21. ICH9M Power/GND(4/4) | 43. FW322(IEEE1394) | 65. Daughter board Glide pad for 18" |
| 22. Reset Circuit | 44. AZALIA ALC888S-VC-GR | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	FW322 (IEEE1394)
AD27	X
AD29	X


IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	
DMA2	
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

PCIINT	CHIP
IRQA	IEEE1394 (FW322)
IRQB	
IRQC	X
IRQD	X
IRQE / GPIO2	
IRQE / GPIO3	X
IRQE / GPIO4	PASS0
IRQE / GPIO5	CRISIS

REQ	CHIP
REQ0 / GNT0	X
REQ1 / GNT1	FW322
REQ2 / GNT2	X
REQ3 / GNT3	X
REQ4 / GNT4	X

3. Block Diagram :



4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON
3VDDA	3.3V always on power rail by DCON
3VDDS	3.3V power rail by PSUSC#
5VDDS	5.0V power rail by PSUSC#
3VDDM	3.3V switched power rail by SUSTAT_B#
5VDDM	5.0V switched power rail by SUSTAT_B#

VCC_CORE	Core Voltage for CPU
1.05VDDM	1.05V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#
1.5VDDM	1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIE for ICH7m by SUSTAT_B#

1.8VDDS	1.8V power rail for DDRII by PSUSC#
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SUSTAT_B#

Part Naming Conventions









C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix

= Active Low signal

5. Board Stack up Description

PCB Layers


Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Normal Signal / Ground 1 Plane
Layer 5		Power Plane
Layer 6		Stripline Layer(High Speed)
Layer 7		Ground 2 Plane
Layer 8		Solder Side, Microstrip signal Layer

Layers : 8 Depth 1.2mm Impence 55 ohms +/- 10%

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		


7. power on & off & S3 Sequence :

Power On Sequencing Timing Diagram
20060117A - DATA FROM NO.16809




t _{SFT_START_VCC}	Max = 3 ms
t _{BOOT}	Min = 10 us , Max = 100 us
t _{BOOT-VID-TR}	Max = 100 us
t _{CPU_UP}	Min = 10 us , Max = 30 us
t _{Vccp_UP}	Min = 10 us , Max = 30 us
t _{MCH-PWRGD}	Min = 10 us , Max = 30 us
t _{CPU_PWRGD}	Min = 3 ms , Max = 20 ms


S3 SUSPEND AND RESUME TIMING




BATTERY ONLY POWER ON TIMING




IMVP6 Power On Sequencing Timing Diagram






Penryn Ball-out Rev 1a
 Route to TP via and place gnd via w/in 100mils

A#[32-39], APM#[0-1]: Leave escape routing on for future functionality



VCCP=1.05VDDM



Processor ITP Signal Default Strapping When ITP-XDP & ITP700FLEX Debug Port Not Used.

Signal	Resistor Value	Connect To	Resistor Placement
TDI	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TMS	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TRST#	649 OHM +/-5%	GND	Within 2.0" of the CPU
TCK	54.9 OHM +/-5%	GND	Within 2.0" of the CPU
TDO	OPEN	NC	N/A

FSB Common Clock Signal Layout Guide :

Signal Name	Resistor Value	Connect To	Resistor Placement
TDI	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TMS	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TRST#	649 OHM +/-5%	GND	Within 2.0" of the CPU
TCK	54.9 OHM +/-5%	GND	Within 2.0" of the CPU
TDO	OPEN	NC	N/A

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

Signals Name	Signals Matching	Strobes associated with the group	Strobe-to-Strobe Complement Matching	
DATA#[15..0]	DINVO#	+/- 100 mils	DSTBP0#, DSTBN0#	+/- 25 mils
DATA#[31..16]	DINV1#	+/- 100 mils	DSTBP1#, DSTBN1#	+/- 25 mils
DATA#[47..32]	DINV2#	+/- 100 mils	DSTBP2#, DSTBN2#	+/- 25 mils
DATA#[63..48]	DINV3#	+/- 100 mils	DSTBP3#, DSTBN3#	+/- 25 mils

FSB Source Synchronous Data Signal Routing Topology # 1 :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)	Data-to-Data, Strobe-to-strobe	Strobe-to-Data
DINV#[3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils		N/A
DATA#[63..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils		N/A
DSTBN#[3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils		4 & 12 mils
DSTBP#[3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils		4 & 12 mils


FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

Signals Name	Signals Matching	Strobes associated with the group	Strobe to Assoc. Address Signal Matching	
A#[16..3]	REQ#[4..0]	+/- 200 mils	ADSTB0#	+/- 200 mils
A#[31..17]		+/- 200 mils	ADSTB1#	+/- 200 mils

FSB Source Synchronous Address Signal Routing :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
Address#[31..3]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
REQ#[4..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
ADSTB#[1..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils

Zo=55ohm, 0.5" max for GTLREF. Space any other switch signals away from GTLREF with a minimum of 25mils. Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals



Place C181 close to the CPU_TEST4 pin.
 Make sure CPU_TEST4 routing is reference to GND and away from other noisy signals.

H_PWRGD rise time :
 Max : 15ns

(7,9,10,12,13,15,19,2,56) 1.05VDDM C-1.05VDDM
 (8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,55,56,57,59) 3VDDM C-3VDDM

First International Computer, Inc.
 SFL_NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-6751

Confidential

File: **XY680-Penryn+ Candiga GM45-IHCH9M**
 Size: Document Number
 C: **Penryn Processor (1/2)** Rev 0.2
 Date: Monday, June 16, 2008 Sheet 6 of 65

Place these inside socket cavity on L8 (North side secondary)

Place these inside socket cavity on L8 (South side secondary)

VCORE_CPU

1.05VDDM
ICCP=4.5A, 180mils

C424
220UF 2 / 20% 15m 7343 PANA LR

Place these inside socket cavity on L8 (North side secondary)

HFM
ICC=41A

Place these inside socket cavity on L1 (North side Primary)

Place these inside socket cavity on L1 (South side Primary)


1.5VDDM
ICCA=130mA, 20mils

Place C? Close To pin B26

TDK

North side secondary

South side secondary




Route VCCSENSE and VSSSENSE traces at 27.4 ohms with 50mil spacing. Place PU and PD within 1 inch of CPU

L46C		
A7	VCC0001	AB20
A8	VCC0002	AB19
A9	VCC0003	AB18
A10	VCC0004	AB17
A11	VCC0005	AB16
A12	VCC0006	AB15
A13	VCC0007	AB14
A14	VCC0008	AB13
A15	VCC0009	AB12
A16	VCC0010	AB11
A17	VCC0011	AB10
A18	VCC0012	AB09
A19	VCC0013	AB08
A20	VCC0014	AB07
A21	VCC0015	AB06
A22	VCC0016	AB05
A23	VCC0017	AB04
A24	VCC0018	AB03
A25	VCC0019	AB02
A26	VCC0020	AB01
A27	VCC0021	AB00
B1	VCC0022	AD19
B2	VCC0023	AD18
B3	VCC0024	AD17
B4	VCC0025	AD16
B5	VCC0026	AD15
B6	VCC0027	AD14
B7	VCC0028	AD13
B8	VCC0029	AD12
B9	VCC0030	AD11
B10	VCC0031	AD10
B11	VCC0032	AD09
B12	VCC0033	AD08
B13	VCC0034	AD07
B14	VCC0035	AD06
B15	VCC0036	AD05
B16	VCC0037	AD04
B17	VCC0038	AD03
B18	VCC0039	AD02
B19	VCC0040	AD01
B20	VCC0041	AD00
C1	VCC0042	AE19
C2	VCC0043	AE18
C3	VCC0044	AE17
C4	VCC0045	AE16
C5	VCC0046	AE15
C6	VCC0047	AE14
C7	VCC0048	AE13
C8	VCC0049	AE12
C9	VCC0050	AE11
C10	VCC0051	AE10
C11	VCC0052	AE09
C12	VCC0053	AE08
C13	VCC0054	AE07
C14	VCC0055	AE06
C15	VCC0056	AE05
C16	VCC0057	AE04
C17	VCC0058	AE03
C18	VCC0059	AE02
C19	VCC0060	AE01
C20	VCC0061	AE00
D1	VCC0062	AF19
D2	VCC0063	AF18
D3	VCC0064	AF17
D4	VCC0065	AF16
D5	VCC0066	AF15
D6	VCC0067	AF14
D7	VCC0068	AF13
D8	VCC0069	AF12
D9	VCC0070	AF11
D10	VCC0071	AF10
D11	VCC0072	AF09
D12	VCC0073	AF08
D13	VCC0074	AF07
D14	VCC0075	AF06
D15	VCC0076	AF05
D16	VCC0077	AF04
D17	VCC0078	AF03
D18	VCC0079	AF02
D19	VCC0080	AF01
D20	VCC0081	AF00
E1	VCC0082	G21
E2	VCC0083	G20
E3	VCC0084	G19
E4	VCC0085	G18
E5	VCC0086	G17
E6	VCC0087	G16
E7	VCC0088	G15
E8	VCC0089	G14
E9	VCC0090	G13
E10	VCC0091	G12
E11	VCC0092	G11
E12	VCC0093	G10
E13	VCC0094	G09
E14	VCC0095	G08
E15	VCC0096	G07
E16	VCC0097	G06
E17	VCC0098	G05
E18	VCC0099	G04
E19	VCC0100	G03
E20	VCC0101	G02
E21	VCC0102	G01
E22	VCC0103	G00

L46D		
A4	VSS0001	B6
A5	VSS0002	F21
A6	VSS0003	VSS063
A7	VSS0004	VSS064
A8	VSS0005	VSS065
A9	VSS0006	VSS066
A10	VSS0007	VSS067
A11	VSS0008	VSS068
A12	VSS0009	VSS069
A13	VSS0010	VSS070
A14	VSS0011	VSS071
A15	VSS0012	VSS072
A16	VSS0013	VSS073
A17	VSS0014	VSS074
A18	VSS0015	VSS075
A19	VSS0016	VSS076
A20	VSS0017	VSS077
A21	VSS0018	VSS078
A22	VSS0019	VSS079
A23	VSS0020	VSS080
A24	VSS0021	VSS081
A25	VSS0022	VSS082
A26	VSS0023	VSS083
A27	VSS0024	VSS084
A28	VSS0025	VSS085
A29	VSS0026	VSS086
A30	VSS0027	VSS087
A31	VSS0028	VSS088
A32	VSS0029	VSS089
A33	VSS0030	VSS090
A34	VSS0031	VSS091
A35	VSS0032	VSS092
A36	VSS0033	VSS093
A37	VSS0034	VSS094
A38	VSS0035	VSS095
A39	VSS0036	VSS096
A40	VSS0037	VSS097
A41	VSS0038	VSS098
A42	VSS0039	VSS099
A43	VSS0040	VSS100
A44	VSS0041	VSS101
A45	VSS0042	VSS102
A46	VSS0043	VSS103
A47	VSS0044	VSS104
A48	VSS0045	VSS105
A49	VSS0046	VSS106
A50	VSS0047	VSS107
A51	VSS0048	VSS108
A52	VSS0049	VSS109
A53	VSS0050	VSS110
A54	VSS0051	VSS111
A55	VSS0052	VSS112
A56	VSS0053	VSS113
A57	VSS0054	VSS114
A58	VSS0055	VSS115
A59	VSS0056	VSS116
A60	VSS0057	VSS117
A61	VSS0058	VSS118
A62	VSS0059	VSS119
A63	VSS0060	VSS120
A64	VSS0061	VSS121
A65	VSS0062	VSS122
A66	VSS0063	VSS123
A67	VSS0064	VSS124
A68	VSS0065	VSS125
A69	VSS0066	VSS126
A70	VSS0067	VSS127
A71	VSS0068	VSS128
A72	VSS0069	VSS129
A73	VSS0070	VSS130
A74	VSS0071	VSS131
A75	VSS0072	VSS132
A76	VSS0073	VSS133
A77	VSS0074	VSS134
A78	VSS0075	VSS135
A79	VSS0076	VSS136
A80	VSS0077	VSS137
A81	VSS0078	VSS138
A82	VSS0079	VSS139
A83	VSS0080	VSS140
A84	VSS0081	VSS141
A85	VSS0082	VSS142
A86	VSS0083	VSS143
A87	VSS0084	VSS144
A88	VSS0085	VSS145
A89	VSS0086	VSS146
A90	VSS0087	VSS147
A91	VSS0088	VSS148
A92	VSS0089	VSS149
A93	VSS0090	VSS150
A94	VSS0091	VSS151
A95	VSS0092	VSS152
A96	VSS0093	VSS153
A97	VSS0094	VSS154
A98	VSS0095	VSS155
A99	VSS0096	VSS156
A100	VSS0097	VSS157
A101	VSS0098	VSS158
A102	VSS0099	VSS159
A103	VSS0100	VSS160
A104	VSS0101	VSS161
A105	VSS0102	VSS162
A106	VSS0103	VSS163

Penryn Ball-out Rev 1a



First International Computer, Inc.
 5F, No. 3307 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751


Confidential

Title: **XY680>Penryn+Candiga GM45+ICH9M**


Size: C Document Number: **Penryn Processor (2/2)** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 7 of 65

CPU Thermal Sensor




Reserve for Material shortage



DDR THERMAL SENSOR

CLOSE TO DDR DIMM




(6,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,54,55,56,57,59) 3VDDM — 3VDDM
 (18,20,21,22,24,32,37,38,39,41,45,47,48,49,50,55A,55,58) 3VDDA — 3VDDA
 (16,20,21,30,31,33,42,44,45,46,48,54,56,57,59) 5VDDM — 5VDDM

FI First International Computer, Inc.
 SFL_NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751 **Confidential**

Title: XY680>Penryn+Candiga GM45+ICH9M
 Size: C Document Number: CPU Thermal Rev: 0.2
 Date: Monday, June 16, 2008 Sheet: 8 of 65

NB Cantiga 88CTGMB-OES

BOM is 05-23881-02





(6,7,10,12,13,15,19,21,56) 1.05VDDM 0-1.05VDDM

First International Computer, Inc.
 5FL_NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751


Confidential

File: **XY680-Penryn+Candiga GM45+ICH9M**
 Size: C Document Number: **Cantiga Host (1/6)** Rev: 0.2
 Date: Monday, June 16, 2008 Sheet: 9 of 65



GMCH Strapping Requirements

CFG [2:0]	011 = 667 MT/s (677MHz) FSB	CFG16	0 = Dynamic ODT Disabled
	001 = 533 MT/s (533MHz) FSB		1 = DMI Lane Reversal Enabled (Default)
CFG5	0 = DMI * 2	CFG18	0 = VCC->1.05V (Default)
	1 = DMI * 4 (Default)		1 = VCC->1.5V
CFG9	0 = Lane Reverse (PCIe)	CFG19	0 = Normal (Default) (DMI lane)
	1 = Normal Operation (Default)		1 = Lanes Reversed
CFG [12:13]	00 = Clock Gating Disable	CFG20	0 = Only SDVO or PCIe X1 is operational (default)
	01 = XOR Mode Enabled		1 = SDVO or PCIe X1 are operatingsimultaneously via the PEG port.
	10 = All Z Mode Enable		
	11 = Normal Operation (Default)		





Place caps close to GMCE

PEG_RX1_0	H44	NB_PEG_RX10 (24)
PEG_RX1_1	L44	NB_PEG_RX11 (24)
PEG_RX1_2	L46	NB_PEG_RX12 (24)
PEG_RX1_3	N41	NB_PEG_RX13 (24)
PEG_RX1_4	M44	NB_PEG_RX14 (24)
PEG_RX1_5	P48	NB_PEG_RX15 (24)
PEG_RX1_6	T43	NB_PEG_RX16 (24)
PEG_RX1_7	L43	NB_PEG_RX17 (24)
PEG_RX1_8	V43	NB_PEG_RX18 (24)
PEG_RX1_9	U46	NB_PEG_RX19 (24)
PEG_RX1_10	Y46	NB_PEG_RX20 (24)
PEG_RX1_11	AA43	NB_PEG_RX21 (24)
PEG_RX1_12	AB47	NB_PEG_RX22 (24)
PEG_RX1_13	AC47	NB_PEG_RX23 (24)
PEG_RX1_14	AD39	NB_PEG_RX24 (24)
PEG_RX1_15	AE40	NB_PEG_RX25 (24)
PEG_RX_0	H43	NB_PEG_RXP0 (24)
PEG_RX_1	L44	NB_PEG_RXP1 (24)
PEG_RX_2	L43	NB_PEG_RXP2 (24)
PEG_RX_3	L41	NB_PEG_RXP3 (24)
PEG_RX_4	N40	NB_PEG_RXP4 (24)
PEG_RX_5	P47	NB_PEG_RXP5 (24)
PEG_RX_6	M43	NB_PEG_RXP6 (24)
PEG_RX_7	L42	NB_PEG_RXP7 (24)
PEG_RX_8	Y42	NB_PEG_RXP8 (24)
PEG_RX_9	W47	NB_PEG_RXP9 (24)
PEG_RX_10	V47	NB_PEG_RXP10 (24)
PEG_RX_11	AA42	NB_PEG_RXP11 (24)
PEG_RX_12	AC46	NB_PEG_RXP12 (24)
PEG_RX_13	AD38	NB_PEG_RXP13 (24)
PEG_RX_14	AC48	NB_PEG_RXP14 (24)
PEG_RX_15	AD40	NB_PEG_RXP15 (24)
PEG_TX_0	J41	PEG_TX_0_C584
PEG_TX_1	M46	PEG_TX_1_C581
PEG_TX_2	M47	PEG_TX_2_C583
PEG_TX_3	C48	PEG_TX_3_C586
PEG_TX_4	IM2	PEG_TX_4_C702
PEG_TX_5	R48	PEG_TX_5_C704
PEG_TX_6	N38	PEG_TX_6_C707
PEG_TX_7	T40	PEG_TX_7_C738
PEG_TX_8	U37	PEG_TX_8_C718
PEG_TX_9	U40	PEG_TX_9_C712
PEG_TX_10	Y40	PEG_TX_10_C721
PEG_TX_11	AA46	PEG_TX_11_C723
PEG_TX_12	AA37	PEG_TX_12_C728
PEG_TX_13	AA40	PEG_TX_13_C731
PEG_TX_14	AD43	PEG_TX_14_C734
PEG_TX_15	AC46	PEG_TX_15_C737
PEG_TX_0	J42	PEG_TX_0_C579
PEG_TX_1	L46	PEG_TX_1_C586
PEG_TX_2	M48	PEG_TX_2_C592
PEG_TX_3	M39	PEG_TX_3_C594
PEG_TX_4	M43	PEG_TX_4_C700
PEG_TX_5	N37	PEG_TX_5_C703
PEG_TX_6	N37	PEG_TX_6_C705
PEG_TX_7	T39	PEG_TX_7_C708
PEG_TX_8	U36	PEG_TX_8_C710
PEG_TX_9	U39	PEG_TX_9_C714
PEG_TX_10	V39	PEG_TX_10_C717
PEG_TX_11	V46	PEG_TX_11_C722
PEG_TX_12	AA36	PEG_TX_12_C725
PEG_TX_13	AA39	PEG_TX_13_C729
PEG_TX_14	AD42	PEG_TX_14_C732
PEG_TX_15	AD46	PEG_TX_15_C735




File: **XY680-Penryn+Candiga GM45-ICH9M**
 Size: **Cantiga DMI/Graphic (Z/E)**
 Date: Monday, June 16, 2008 Sheet 10 of 65



TV DAC Routing Guideline


1. The minimum spacing between each RGB is 40-mils while 50-mils is preferred
2. RGB signals should be routed on the same layer, have a similar number of bends, same number of vias
3. All routing should be done with ground referencing as well
4. TV DAC route lengths should be length match to within 200 mils




First International Computer, Inc.
 5FL, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


Confidential

Title: **XY680>Penryn+Candiga GM45+CH9M**
 Size: Document Number: **Cantiga DDR2 (3/6)** Rev: 0.2
 Date: Monday, June 16, 2008 E-sheet 11 of 65
 2 1






DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Main Route LD/LW	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 400 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-LV (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-LZ (LV+LW+LX+LY+LZ)	Max = 8000 mils	

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
 *** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils




PCIE Routing Guideline




Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (ICH7m Breakout)	Max = 400 mils	
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils	
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils	
Trace Length-L1 (LA-LB-LC)	Max = 12000 mils	
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils	
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils	
Trace Length-LZ (LV+LZ)	Max = 12000 mils	

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
 *** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils





SPWR 0 5% 1/8W 0805
R412
2008/05/13 Change to SPWR 0805

1.05VDDM
2008/05/13 Change to SPWR 0603
R436
SPWR 0 5% 1/16W 0603

Placed within 500 mils of CK410M
C517 20pF 50V 5% SMT0402 NPO LR
C519 20pF 50V 5% SMT0402 NPO LR

10mil

V0.2 Modify for EMI

V0.2 Modify for BOM

PCIF4: PULL HIGH PIN 24,25output is 27MHZ
Pin 20,21 became to SRC type ,bios need to program to DOT type ,Byte 1 bit 7 program to Hi .

V0.2 Modify for EMI

FSC	FSB	FSA	Host Clock Frequency MHz
CPU_BSEL2	CPU_BSEL1	CPU_BSEL0	166
0	1	1	166
0	1	0	200

SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
0	0	0	0	DOWN	0.8
0	0	0	1	DOWN	1.0
0	0	1	0	DOWN	1.25
0	0	1	1	DOWN	1.5
0	1	0	0	DOWN	1.75
0	1	0	1	DOWN	2.0
0	1	1	0	DOWN	2.5
0	1	1	1	DOWN	3.0


SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
1	0	0	0	Center	+/- 0.3
1	0	0	1	Center	+/- 0.4
1	0	1	0	Center	+/- 0.5
1	0	1	1	Center	+/- 0.6
1	1	0	0	Center	+/- 0.8
1	1	0	1	Center	+/- 1.0
1	1	1	0	Center	+/- 1.25
1	1	1	1	Center	+/- 1.5

(6,7,9,10,12,13,19,21,56) 1.05VDDM
3VDDM
3VDDA

First International Computer, Inc.
 5FL NO 33071ang Guang St. Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751
Confidential!

Title: **XY680>Perryn+Candiga GM45+ICH9M**
 Size: C Document Number: **Clock Generator IC IC9505-1** Rev: 0.2
 Date: Monday, June 16, 2008 Sheet: 15 of 65


SO-DIMM1



ICH9 82801IBM A-2
ICH9 82801IEM A-2 ENHANCED

BOM is 05-23900-01 ENHANCE

PCIe AC coupling caps need to be within 250mils of the driver




Boot BIOS Strap

PCI_GNT#0	SPL_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)

A16 swap override Strap
 Low = A16 swap override enabled
 High = Default

SPI Interface



U49 V0.2 Modify for BOM change to 16M

(7,12,13,19,21,37,3865) 1.5VDDM ○ 1.5VDDM
 (6,8,10,13,15,16,17,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,50,55,56,57,59) 3VDDM ○ 3VDDM
 (8,20,21,22,24,32,37,38,39,41,45,47,48,49,50,55,56,59) 3VDDA ○ 3VDDA

First International Computer, Inc.
 5FL-NO.300 Yang Guang St.,Neihu
 114 TAIPEI, TAIWAN,ROC
 (886-2)951-8751


Confidential

File: **XY680>Penryn+Candiga GM45+ICH9M**

Size: C Document Number: **ICH9M PC/PCIE/DMI (1/4)** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 18 of 65

RTC Circuit



1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#

1. The ICH8M requires a length less than 1 inch on each branch (from crystal's terminal to RTCxN ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended

Close to CNN

(42) SATA_RXN0	C882	0.01uF 16V 10% SMT0402 X7R LR	AH16	SATA_RXN0
(42) SATA_RXP0	C883	0.01uF 16V 10% SMT0402 X7R LR	AH16	SATA_RXP0
(42) SATA_TXN0	C886	0.01uF 16V 10% SMT0402 X7R LR	AF17	SATA_TXN0
(42) SATA_TXP0	C887	0.01uF 16V 10% SMT0402 X7R LR	AG17	SATA_TXP0
(42) SATA_RXN1	C890	0.01uF 16V 10% SMT0402 X7R LR	AH13	SATA_RXN1
(42) SATA_RXP1	C891	0.01uF 16V 10% SMT0402 X7R LR	AH13	SATA_RXP1
(42) SATA_TXN1	C889	0.01uF 16V 10% SMT0402 X7R LR	AG14	SATA_TXN1
(42) SATA_TXP1	C888	0.01uF 16V 10% SMT0402 X7R LR	AF14	SATA_TXP1

ICH8-M internal VR enable strap

Enable	Disable
INTVREN	1(Default) 0

ICH8-M LAN100_SLP Strap

Internal VR for VccLAN1_05 and VccCL1_05	
LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled (Default)

Needs to be placed within 2" of ICH7m

Placed within 500mils of ICH8M ball

2008/04/21 Change R448 from 24.9 to 22

FC First International Computer, Inc.
SFL_NO.300, Yang Guang St., N.H.Hu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8951-8751


Confidential

File: **XY680>Penryn+Candiga GM45+ICH9M**
 Document Number: **ICH9M CPU/IDE/SATA (2/4)**
 Date: Monday, June 16, 2008 Sheet 19 of 65



SUSCLK duty cycle can be between 30% and 70%

Hybrid power



SPKR_SB No stuff : by default
Stuff : For NO reboot

ICH9-M Pullups

BT_ON	R407	10K	5% 1/16W SMT0402 LR(NU)
PM_R#	R688	10K	5% 1/16W SMT0402 LR(NU)
CL_RST#1	R690	10K	5% 1/16W SMT0402 LR
SMB_CLK_ME	R401	10K	5% 1/16W SMT0402 LR
SMB_DATA_ME	R693	10K	5% 1/16W SMT0402 LR
SMB_ALERT#	R692	10K	5% 1/16W SMT0402 LR
PCIE_WAKE#	R396	1K	5% 1/16W SMT0402 LR
PM_BATLOW#	R691	8.2K	5% 1/16W SMT0402 RALEC LR
LAN_PHYPC	R414	10K	5% 1/16W SMT0402 LR
LAN_WOL_EN	R397	10K	5% 1/16W SMT0402 LR
GPIO10	R694	10K	5% 1/16W SMT0402 LR
HYBRID_PWR_SW	R696	10K	5% 1/16W SMT0402 LR


HYBRID POWER

CRT_DATA_SW	R499	10K	5% 1/16W SMT0402 LR
LCD_DDC_SW	R444	10K	5% 1/16W SMT0402 LR
LCD_SW	R424	10K	5% 1/16W SMT0402 LR
RF_BT_ON	R459	10K	5% 1/16W SMT0402 LR(NU)
PLATFORM1	R440	10K	5% 1/16W SMT0402 LR
PLATFORM2	R784	10K	5% 1/16W SMT0402 LR

CLK_SATA_QE#	R426	10K	5% 1/16W SMT0402 LR
PM_THRM#	R788	RES 8.2K	5% 1/16W SMT0402
INT_SERIRIO	R732	RES 8.2K	5% 1/16W SMT0402
PM_CLKRUN#	R733	RES 8.2K	5% 1/16W SMT0402
HDMI_DDC_SW	R787	10K	5% 1/16W SMT0402 LR
PM_ICH_PWRROK	R675	1K	5% 1/16W SMT0402 LR(NU)

RF_ON#	R932	10K	5% 1/16W SMT0402 LR
BT_ON	R933	10K	5% 1/16W SMT0402 LR
RF_BT_ON	R626	10K	5% 1/16W SMT0402 LR
HDMI_DDC_SW	R140	10K	5% 1/16W SMT0402 LR(NU)
PM_RSMRST#	R394	10K	5% 1/16W SMT0402 LR
PM_ICH_PWRROK	R674	10K	5% 1/16W SMT0402 LR
PLATFORM1	R437	10K	5% 1/16W SMT0402 LR(NU)
PLATFORM2	R785	10K	5% 1/16W SMT0402 LR(NU)

LCD_DDC_SW	R239	10K	5% 1/16W SMT0402 LR(NU)
LCD_SW	R491	10K	5% 1/16W SMT0402 LR(NU)
HYBRID_PWR_SW	R111	10K	5% 1/16W SMT0402 LR(NU)
CRT_DATA_SW	R503	10K	5% 1/16W SMT0402 LR(NU)




First International Computer, Inc.
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Confidential!

Title: **XY680>Perryn+Candiga GM45+ICH9M**

Size: C Document Number: **ICH9M GPIO (3/4)** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 20 of 65



US3E	US3E	US3E
A26	VSS107	JHS
A27	VSS108	J23
A28	VSS109	J26
A29	VSS110	J27
A30	VSS111	A22
A31	VSS112	K28
A32	VSS113	K29
A33	VSS114	L13
A34	VSS115	L12
A35	VSS116	L27
A36	VSS117	L26
A37	VSS118	L5
A38	VSS119	L7
A39	VSS120	M12
A40	VSS121	M13
A41	VSS122	M14
A42	VSS123	M15
A43	VSS124	M16
A44	VSS125	M17
A45	VSS126	M18
A46	VSS127	M19
A47	VSS128	M20
A48	VSS129	M21
A49	VSS130	M22
A50	VSS131	M23
A51	VSS132	M24
A52	VSS133	M25
A53	VSS134	M26
A54	VSS135	M27
A55	VSS136	M28
A56	VSS137	M29
A57	VSS138	M30
A58	VSS139	M31
A59	VSS140	M32
A60	VSS141	M33
A61	VSS142	M34
A62	VSS143	M35
A63	VSS144	M36
A64	VSS145	M37
A65	VSS146	M38
A66	VSS147	M39
A67	VSS148	M40
A68	VSS149	M41
A69	VSS150	M42
A70	VSS151	M43
A71	VSS152	M44
A72	VSS153	M45
A73	VSS154	M46
A74	VSS155	M47
A75	VSS156	M48
A76	VSS157	M49
A77	VSS158	M50
A78	VSS159	M51
A79	VSS160	M52
A80	VSS161	M53
A81	VSS162	M54
A82	VSS163	M55
A83	VSS164	M56
A84	VSS165	M57
A85	VSS166	M58
A86	VSS167	M59
A87	VSS168	M60
A88	VSS169	M61
A89	VSS170	M62
A90	VSS171	M63
A91	VSS172	M64
A92	VSS173	M65
A93	VSS174	M66
A94	VSS175	M67
A95	VSS176	M68
A96	VSS177	M69
A97	VSS178	M70
A98	VSS179	M71
A99	VSS180	M72
A100	VSS181	M73
A101	VSS182	M74
A102	VSS183	M75
A103	VSS184	M76
A104	VSS185	M77
A105	VSS186	M78
A106	VSS187	M79
A107	VSS188	M80
A108	VSS189	M81
A109	VSS190	M82
A110	VSS191	M83
A111	VSS192	M84
A112	VSS193	M85
A113	VSS194	M86
A114	VSS195	M87
A115	VSS196	M88
A116	VSS197	M89
A117	VSS198	M90
A118	VSS199	M91
A119	VSS200	M92
A120	VSS201	M93
A121	VSS202	M94
A122	VSS203	M95
A123	VSS204	M96
A124	VSS205	M97
A125	VSS206	M98
A126	VSS207	M99
A127	VSS208	M100

First International Computer, Inc.
 6FL No.307 Yang Guang St. Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Confidential!

Title: **XY680>Penryn+Candiga GM45+ICH9M**
 Document Number: ICH9M Power/GND (4/4)
 Size: C
 Date: Monday, June 16, 2009

Rev: 0.2
 Sheet: 21 of 66

Place within 100mils of ICH on the bottom side or 140mils on the top near R27,P27,AB27


Place in ICH8M cavity

V0.2 Modify for LAN Power



Add Test Point

- (6.7,9,10,12,13,15,19,56) 1.05VDDM
- (7,12,13,18,19,37,38,55) 1.5VDDM
- (6,8,10,13,15,16,17,18,19,20,22,30,31,32,33,37,38,43,44,46,48,49,50,54,55,56,57,59) 3VDDM
- (8,18,20,22,24,32,37,38,39,41,45,47,48,49,50,52,54,55,58) 3VDDA
- (19) 3VDDA_RTC
- (8,16,20,30,31,33,42,44,45,46,48,54,56,57,59) 5VDDM
- (41,47,49,54,56,57,58) 5VDDA

RESUME RESET



Montevina Platform Power Good Circuit







(6,8,10,13,15,16,17,18,19,20,21,30,31,32,33,37,38,43,44,46,48,49,50,54,55,56,57,59) 3VDDM ○ 3VDDM
 (8,18,20,21,24,32,37,38,39,41,45,47,48,49,50,52,54,55,58) 3VDDA ○ 3VDDA




First International Computer, Inc.
 SFL_NO.350/Yang Guang Si/WeiKu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751 **Confidential**

XY680>Penryn+Candiga GM45+ICH9M

File	XY680>Penryn+Candiga GM45+ICH9M		Rev	0.2
Size	Document Number			
C	Reset Circuit			
Date	Monday, June 16, 2008	Sheet	22	of 65




V0.2 Modify for 18"




V0.2 Modify



2008/04/14 change to NUT-P6_5B2_OD1_3



COUPON 5X2



First International Computer, Inc. #FL-IND-300 Yang Gsang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
Confidential		
Title XY680>Penryn+Candiga GM45+ICH9M		
Size C	Document Number	Rev 0.2
Screw Hole		
Date: Monday, June 16, 2008	Sheet 23	of 65





(25,29,33,58) 1.1VDDM_VGA ○ 1.1VDDM_VGA
 (29,30,31,33,34,54) 3VDDM_VGA ○ 3VDDM_VGA
 (6,8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,50,54,55,56,57,59) 3VDDM ○ 3VDDM
 (6,18,20,21,22,32,37,38,39,41,45,47,48,49,50,52,54,55,58) 3VDDA ○ 3VDDA

First International Computer, Inc.
 3/F, NO.300 Yang Guang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751


File: **XY680>Penny+ Candiga GM45+ICH9M**
 Size: C Document Number
 Date: Monday, June 16, 2008

Rev: 0.2
 NB9P-GS PCI-E IF
 Sheet: 24 of 65









First International Computer, Inc.
 5FL-IND-300 Yang Guang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-6751

File	XY680-Penryn+Candiga GM45+ICH9M	
Size	Document Number	Rev
C	VRAM_DDR3_32MX32_A	0.2
Date	Monday, June 16, 2008	Sheet 26 of 65



Samsung 16Mx32 02-41059-01



(25,26,28,32,33,58) 1.8VDDM_VGA 1.8VDDM_VGA

First International Computer, Inc.
57L IND 300 Yang Guang St. Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751



File		XY680-Pennryn+Candiga GM45+ICH9M	
Size	Document Number	VRAM_DDR3 32MX32 C	
Date	Monday, June 16, 2008	Sheet	27 of 85

FBA MEMORY DECOUPLING

DECOUPLING BENEATH F BA (DQ0 - DQ31)




DECOUPLING BENEATH FB A (DQ32 - DQ63)






FBC MEMORY DECOUPLING



DECOUPLING BENEATH F BC (DQ0 - DQ31)



DECOUPLING BENEATH FB C (DQ32 - DQ63)




(25.26.27.32.33.58) 1.8VDDM_VGA 1.8VDDM_VGA



First International Computer, Inc.
 3FL, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		XY680>Penryn+ Candiga GM45+ICH9M	
Size	Document Number	NB9P-GS MISC2/XTAL_PLL	
C		Rev 0.2	
Date	Monday, June 16, 2008	Sheet	29 of 65



V0.2 Modify for BOM

V0.2 Modify for BOM

(30) CRT_HSYNC

(30) CRT_VSYNC

V0.2 Modify for VERSA

2008/03/19 Modify for VESA spec.

LENGTH MAX=0.5" MATCHING = +/- 200mils


2008/03/19 Modify for VESA spec.

2008/03/19 Modify for VESA spec.


Near BGA

Near Ball


Near BGA



ASIC GPU NB9P-GS-A2 BGA(GB1-128) 969PIN VER:A2 NVIDIA LR



ASIC GPU NB9P-GS-A2 BGA(GB1-128) 969PIN VER:A2 NVIDIA LR





ASIC GPU NB9P-GS-A2 BGA(GB1-128) 969PIN VER:A2 NVIDIA LR


- (24,29,30,33,34,54) 3VDDM_VGA ○ 3VDDM_VGA
- (8,16,20,21,30,33,42,44,45,46,48,54,56,57,59) 5VDDM ○ 5VDDM
- (6,8,10,13,15,16,17,18,19,20,21,22,30,32,33,37,38,43,44,46,48,49,50,54,55,56,57,59) 3VDDM ○ 3VDDM





First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihu,
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File		XY680>Penryn+ Candiga GM45+ICH9M
Size	Document Number	NB9P-GS VGA(CRT CANN)
C		Rev 0.2
Date	Monday, June 16, 2008	Sheet 31 of 65





HDMI OUT CIRCUIT





(24,29,30,31,33,54) 3VDDM_VGA ○ 3VDDM_VGA



(57) VGA_CORE ○ - VGA_CORE

First International Computer, Inc.
 5FL NO.300 Yang Gsang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751 **Confidential**


Title: **XY680+Penryn+Candiga GM45+ICH9M**


Size: C Document Number: **NB9P-GS POWER/GND** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 35 of 65


Hybrid power diagram for Montevina

- 1.HDMI_DDC_SW:GPIO21, PAGE20
- 2.CRT_DDC_SW:GPIO53, PAGE18
- 3.HDMI_HPD:GPIO19, PAGE20
- 4.HYBRID_RST#:GPIO46, PAGE18
- 5.HYBRID_PWR_SW#:GPIO13, PAGE20
- 6.CRT_DATA_SW:GPIO37, PAGE20
- 7.LCD_SW:GPIO18, PAGE20
- 8.LCD_DDC_SW:GPIO36, PAGE20








PCIE Mini Card for Wireless Lan




PCIE Mini Card for Robson







PLACE PNP TO CHIP ACAP
CTRL25 PIN TRACE IS
25MIL

V0.3 Modify
DEL
Q97, L72, R727, R728, C840, C841



PLACE PNP TO CHIP ACAP
CTRL12 PIN TRACE IS
25MIL

V0.3 EMI Modify 0613






First International Computer, Inc.
5FL, NO.300 Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-6751


Confidential

Title: XY680-Penryn+Candiga GM45+ICH9M		
Size: C	Document Name: PCIE GIGA LAN PHY 88E8055	Rev: 0.2
Date: Monday, June 16, 2008	Sheet: 39	of 65



TX 100 ohm ---> trace 4 mil, space 10 mil
 RX 50 mil space from other signals
 Total Trace Length no more than 4.8"
 2 Differential pairs must have the same length



	for Giga LAN	For 10/100 LAN
Rc	STUFF	NU
La	STUFF	NU



These 3 capacitor's across the CHASSIS_GND to GND split, are located below the magnetics module. Place as close as possible to the magnetics module.






First International Computer, Inc.
 #FL-IND-300 Yang Guang St. Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Confidential



Title: **XY680-Penryn+Candiga GM45+ICH9M**

Size: C Document Number: **TRANSFORMER** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 49 of 65




HDD I/F





2008_05_04 Modify

SATA ODD CN



(8,16,20,21,30,31,33,44,45,46,48,54,56,57,59) 5VDDM 5VDDM

 First International Computer, Inc. 5FL NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Confidential		
File: XY680>Penryn+Candiga GM45+ICH9M		
Size: C	Document Number: SATA HDD/ODD CNN	Rev: 0.2
Date: Monday, June 16, 2008	Sheet: 42	of 65



D3 Cold Power Sequencing Timing Diagram





First International Computer, Inc.
 5FL IND 300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-6751 **Confidential**

File	XY680-Penryn+Candiga GM45+ICH9M	
Size	Document Number	Rev
C	FW322 (1394)	0.2
Date	Monday, June 16, 2008	Sheet 43 of 65


10mil _____ A_GND_POWER 10mil _____ A_GND_POWER
 10mil _____ 10mil AZALIA_PCBEEP 10mil _____ 10mil 14MCLK_AZALIA
 10mil _____ 10mil A_GND_POWER 10mil _____ 10mil A_GND_POWER
 10mil _____ A_GND_POWER
 10mil _____ 10mil AZALIA_BITCLK
 10mil _____ 10mil A_GND_POWER

A_GND _____ 10mil
 SPK_OUT_R / _____ 10mil
 HP_OUT_L _____ 10mil
 A_GND _____ 10mil
 SPK_OUT_R / _____ 10mil
 HP_OUT_L _____ 10mil
 A_GND _____ 10mil







Layout guide :
 1. Close to codec.
 2. Realtek suggested that layout trace of the sense pin should away form any analog trace because sensing current might distorts the audio performance (The bottom lay is best choice).



CODEC POWER



Layout guide :
 1. The codec is partitioned into a digital and analog sections to help isolated noisy digital circuitry from quiet analog circuitry.
 2. The layout separates the analog and digital planes with a 60 to 100 mils gap and connect them at one point beneath the codec with a 50 mils wide blink.
 3. Never route digital traces or digital planes under the analog ground areas. Analog components should be located over analog planes (ground and power planes) and digital components should be located over digital planes.



(8.16.20.21.22.24.32.37.38.39.41.47.48.49.50.52.54.55.58) 3VDDA
 (8.16.20.21.22.24.32.37.38.39.41.47.48.49.50.52.54.55.58) 3VDDA
 (8.16.20.21.22.24.32.37.38.39.41.47.48.49.50.52.54.55.58) 3VDDA

(8.16.20.21.30.31.33.42.44.46.48.54.56.57.59) 5VDDM
 (8.16.20.21.22.24.32.37.38.39.41.47.48.49.50.52.54.55.58) 3VDDA


First International Computer, Inc.
 #11, IND 300 Yang Guang St, New Taipei City, Taiwan, R.O.C.
 (886-2)8751-8751

File	XY680>Penryn+Candiga GM45+ICH9M	
Size	Document Number:	Rev
C	AMP G1432&G1410	0.2
Date:	Monday, June 16, 2008	Sheet 45 of 65

SUB-WOOFER

$f_o = 1 / 2 * \pi * R * C \dots (R319 * C524)$


$Gain = R_f / R_i \dots (R319 / R60)$




WOOFER CON

DIGITAL MIC CON



Digital Mic DATA, VDD(3V), CLK, GND



AUDIO CNN



BUZZER







First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu,
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: **XY680>Penryn+Candiga GM45+ICH9M**

Size: C Document Number: **HP OUT / MIC IN / LINE IN** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 46 of 65

(8,16,20,21,30,31,33,42,44,45,48,54,56,57,59) 5VDDM <- 5VDDM





(8,18,20,21,22,24,32,37,38,39,41,45,48,49,50,52,54,55,58) 3VDDA — 3VDDA
(21,41,49,54,55,56,57,58) 5VDDA — 5VDDA

First International Computer, Inc.
2FL, NO.300 Yang Guang St., Neihu,
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751


File: **XY680>Penryn+Candiga GM45+ICH9M**

Size: Document Number: **Cardreader_RTS5168** Rev: 0.2


Date: Monday, June 16, 2008 Sheet: 47 of 65



DIP SWITCH



KBSEL2	KBSEL1		CRISIS#	ON	CRISIS mode
ON	ON	UK Keyboard	OFF	Normal	
OFF	OFF	Reserved	CMOS_CLEAR#	ON	Reset RTC
OFF	OFF	JP Keyboard	OFF	NONE	
OFF	OFF	US Keyboard			









FC First International Computer, Inc.
 #FL IND 300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751 **Confidential**

File: **XY680>Penryn+Candiga GM45+CH9M**

Size: C Document Number: <INT KB /GP/SW CNN> Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 48 of 65



- (8,16,20,21,30,31,33,42,44,45,46,48,54,56,57,59) 5VDDM ○ -5VDDM
- (8,18,20,21,22,24,32,37,38,39,41,45,47,48,50,52,54,55,58) 3VDDA ○ -3VDDA
- (8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,50,54,55,56,57,59) 3VDDM ○ -3VDDM
- (21,41,47,54,55,56,57,58) 5VDDA ○ -5VDDA
- (50,54) PMUSV ○ -PMUSV


FC First International Computer, Inc.
6FL, NO.300 Yang Guang St, Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751 **Confidential**

File: **XY680>Penryn+Candiga GM45+ICH9M**

Size: C Document Number: <DIP SW/LED> Rev: 0.2





Date: Monday, June 16, 2008 Sheet: 49 of 65

SYSTEM POWER OVP




BOM is 05-23690-05

PMX



BATTERY VOLTAGE SENSE 20060322A



Close to PMX


First International Computer, Inc.
 SFL-PO-300, Yang Guang St, Neshu
 #114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

Confidential

Part: **XY680-Pennryn+ Candiga GM45+ICH9M**


Size: 1000
 Custom: PMX
 Date: Monday, June 16, 2008
 Sheet: 56 of 65

XY670 Power Block




ADPIN, PCCOUT, DCIN, ADPOUT+


ADPIN




DCIN



PCCOUT



ADPOUT+



- (53) ADPIN -> ADPIN
- (53) ADPOUT -> ADPOUT
- (53) PCCOUT -> PCCOUT
- (54) DCIN+5V -> DCIN+5V
- (32,54,55,56,57,58,59) DCIN -> DCIN
- (19,50,54) PMU3V -> PMU3V
- (54) ADPOUT+ -> ADPOUT+
- (8,18,20,21,22,24,32,37,38,39,41,45,47,48,49,50,54,55,58) 3VDDA -> 3VDDA


First International Computer, Inc.
3FL IND 300 Yang Guang St. Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751

File: **XY680-Penryn+Candiga GM45+ICH9M**

Size: Document Number
C: **ACIN / DCIN** Rev: 0.2

Date: Monday, June 16, 2008 Sheet: 52 of 65

Charger




- (52) ADPIN - ADPIN
- (52) ADPOUT - ADPOUT
- (52) PCCOUT - PCCOUT

First International Computer, Inc.
 3FL, NO.300, Yang Guang St., Neihu,
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: **XY680-Penryn+Candiga GM45+ICH9M**

Size: C	Document Number: Charger MB39A132	Rev: 0.2
Date: Monday, June 16, 2008	Sheet: 53 of 65	

PMU5V, PMU3V, 5VDDA/S/M, 3VDDA/S/M, 1.5VDDA





First International Computer, Inc.
 5FL NO.3301 Yang Guang St. Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

XY680>Perry+n+Candiga GM45+ICH9M


Size: C Document Number: 3/V5DDA/S/M,PMU3/V Rev: 0.2
 Date: Monday, June 16, 2008 Sheet: 54 of 65

DDR 1.5VDDS/M, 0.75VDDS

DDR1.5VDDS




0.75VDDT_DDR3



vo.2 Modify for timing reserve

1.5VDDM



- (32,52,54,56,57,58,59) DCIN
- (21,41,47,49,54,56,57,58) 5VDDA
- (8,18,20,21,22,24,32,37,38,39,41,45,47,48,49,50,52,54,58) 3VDDA
- (10,12,13,16,17) 1.5VDDS_DDR3
- (16,17) 0.75VDDT_DDR3
- (10,16,17) M_VREF
- (54,56,58) 10V_LS
- (7,12,13,16,19,21,37,38) 1.5VDDM
- (6,8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,50,54,56,57,59) 3VDDM


First International Computer, Inc.
3FL, NO.300 Yang Guang St., Neihu,
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File: **XY680-Penryn+Candiga GM45+ICH9M**

Size: C	Document Number: DDRII Power / 1.8VDDM	Rev: 0.2
Date: Monday, June 16, 2008	Sheet: 55 of 65	


Cantiga 1.05VDDM

1.05VDDM



FOR NB TIMING CREATE POWER PLANE

Cantiga_VGA_VDD




- (21,41,47,49,54,55,57,58) 5VDDA
- (32,52,54,55,57,58,59) DCIN
- (6,16,20,21,30,31,33,42,44,45,46,48,54,57,59) 5VDDM
- (6,8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,50,54,55,57,59) 3VDDM
- (6,7,8,10,12,13,15,19,21) 1.05VDDM
- (54,55,58) 10V_LS
- (12) NB_VGA_VDD

First International Computer, Inc.
 5FL, NO.300, Yang Guang St., Neihu,
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751 **Confidential**

File		XY680>Penryn+Candiga GM45+ICH9M	
Size	Document Number	VDD CORE	Rev 0.2
Date	Monday, June 16, 2008	Sheet	56 of 65

NB9P VGA Core




Current setting: GPIO = H Vo = 1.052V
 GPIO = L Vo = 0.907V

C198,R112 V0.2 Modify for BOM


- (8,16,20,21,30,31,33,42,44,45,46,48,54,56,59) SYDDM ○ 5VDDM
- POWER 2/5 ADD
- (32,52,54,55,56,58,59) DCIN ○ DCIN
- (21,41,47,49,54,55,56,58) SVDDA ○ 5VDDA
- (8,18,20,21,22,24,32,37,38,39,41,45,47,48,49,50,52,54,55,58) SVDDA ○ 3VDDA
- (35) VGA_CORE ○ VGA_CORE
- (6,8,10,13,15,16,17,18,19,20,21,22,30,31,32,33,37,38,43,44,46,48,49,50,54,55,56,59) 3VDDM ○ 3VDDM

VDDR 1.8VDDS, 1.8VDDM_VGA, 1.1VDDM_VGA


VDDR 1.8VDDS



1.1VDDM_VGA




1.8VDDM_VGA



- (54,55,56) 10V_LS ○ 10V_LS
- (32,52,54,55,56,57,59) DCIN ○ DCIN
- (21,41,47,49,54,55,56,57) 5VDDA ○ 5VDDA
- (8,16,20,21,22,24,32,37,38,39,41,45,47,48,49,50,52,54,55) 3VDDA ○ 3VDDA
- (13) 1.8VDDS ○ 1.8VDDS
- (24,25,29,33) 1.1VDDM_VGA ○ 1.1VDDM_VGA
- (25,26,27,28,32,33) 1.8VDDM_VGA ○ 1.8VDDM_VGA



CPU Core Power



First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File		
Size	Document Number	Rev
C	CPU Core Power	0.2
Date	Monday, June 16, 2008	Sheet 59 of 65

AUDIO CNN




MIC IN Surround OUT

5/23 modified for Mic in Dynamic Range fail issue
 Placement this Jack on middle
 NOTE
 MIC1IN, MIC2IN, MIC_JD, A_GROUND




HEADPHONE JACK/LINE OUT Front OUT

Placement this Jack on notebook left side




LINE IN Center OUT

Placement this Jack on right side




HEADPHONE JACK-2

Placement this Jack on left side




NOTE
 HP_L, HP_R, A_GROUND




First International Computer, Inc. 2FL, NO. 300 Yang Guang St., Neihu, 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title XY680>Penryn+Candiga GM45+ICH9M		
Size	Document Number	Rev
C	HP OUT / MIC IN / LINE IN	0.2
Date	Monday, June 16, 2008	Sheet 60 of 65

LED indicator control logic


LED Board CON





Power indicator









Charger indicator



Wireless indicator










PCIE Mini Card For TV tuner

Please close to mini card
each pin




TV Multiconnector Mini-Dip











2008_05_04 Modify

SATA ODD CN
MALE



SATA ODD CN
FEMALE





2008/05/08
Mirror
vertically